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A graded junction termination extension in a silicon carbide 
(Sic) semiconductor device and method of its fabrication 
using ion implementation techniques is provided for high 
power devices. The properties of silicon carbide (Sic) make 
this wide band gap semiconductor a promising material for 
high power devices. This potential is demonstrated in vari- 
ous devices such as p-n diodes, Schottky diodes, bipolar 
junction transistors, thyristors, etc. These devices require 
adequate and affordable termination techniques to reduce 
leakage current and increase breakdown voltage in order to 
maximize power handling capabilities. The graded junction 
termination extension disclosed is effective, self-aligned, 
and simplifies the implementation process. 
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GRADED JUNCTION TERMINATION 
EXTENSIONS FOR ELECTRONIC DEVICES 
CROSS-REFERENCE TO RELATED 
APPLICATION 
This Patent Application is a continuation of co-pending 
U.S. patent application Ser. No. 101324,564, filed on Dec. 
19,2002, and entitled “GRADED JUNCTION TERMINA- 
TION EXTENSIONS FOR ELECTRONIC DEVICES’, 
now U.S. Pat. No. 7,033,950 which claims priority under 35 
U.S.C. 119(e) of the co-pending U.S. Provisional Patent 
Application, Ser. No. 601342,198, filed Dec. 19, 2001, and 
entitled “GRADED JUNCTION TERMINATION EXTEN- 
SIONS FOR ELECTRONIC DEVICES”. The U.S. patent 
application Ser. No. 101324,564, filed on Dec. 19, 2002 and 
entitled “GRADED JUNCTION TERMINATION EXTEN- 
SIONS FOR ELECTRONIC DEVICES’, now U.S. Pat. No. 
7,033,950 and the Provisional Patent Application, Ser. No. 
601342,198 filed Dec. 19, 2001, and entitled “GRADED 
TRONIC DEVICES” are both also hereby incorporated by 
reference. 
JUNCTION TERMINATION EXTENSIONS FOR ELEC- 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH 
The invention disclosed herein was supported by NASA 
Grant No. NAGV- 11 92 through the Center for Space Power 
and Advanced Electronics of the Auburn University Space 
Power Institute. The U.S. Government has certain rights in 
the invention. 
TECHNICAL FIELD 
This invention relates generally to power semiconductor 
devices and more specifically to power semiconductor 
devices in which graded junction termination extensions 
(GJT) are formed to increase the breakdown voltage of the 
device, and to processes for fabricating same. 
BACKGROUND OF THE INVENTION 
Junction termination extensions (JTEs) and graded junc- 
tion termination extensions (GJTEs) have been utilized as a 
device edge passivation technique in high voltage semicon- 
ductor devices such as MOSFETs, IGBTs, MCTs, bipolar 
transistors, thyristors, and diodes. In such devices, the 
maximum reverse voltage that the device can withstand is 
limited by the breakdown voltage of the reverse-blocking 
junction. However, the actual breakdown voltage of the 
junction normally falls short of the breakdown voltage that 
might ideally be achieved because of the development of 
excessively high field strengths at the termination of the 
junction between the P region and the N region, usually at 
a location slightly above the metallurgical junction along a 
region of curvature at the junction termination. The forma- 
tion of JTEs that overlap and extend laterally from such 
junctions act to spread the high field strengths over wider 
areas and thereby increase the voltage at which avalanche 
breakdown occurs. 
Various techniques, generally employing well known 
masking, doping, and diffusion processes, have been devel- 
oped for forming JTEs and GJTEs in semiconductor 
devices, such as diodes, that are formed on silicon sub- 
strates. U.S. Pat. No. 4,927,772 ofArthuret al., U.S. Pat. No. 
4,648,174 of Temple et al., and U.S. Pat. No. 6,215,168 of 
2 
Brush et al. all disclose and discuss examples of such 
techniques and the disclosures of these patents are hereby 
incorporated by reference. Traditional masking, doping and 
diffusion techniques work well with semiconductor devices 
fabricated on silicon because dopants applied to the silicon 
diffuse into the silicon with relative ease at reasonable 
temperatures. As a result, the formation of JTEs and GJTEs 
in silicon-based semiconductor devices has become standard 
practice, particularly in higher voltage devices. 
Materials other than silicon have been demonstrated to 
exhibit characteristics superior to silicon as a substrate in 
high power semiconductor devices. One such material is 
silicon carbide (Sic). An attractive property of S ic  is that its 
15 critical field strength is over ten times that of silicon. For a 
given voltage rating, this high field strength translates to a 
two to three order of magnitude reduction in the specific 
on-resistance of the drill region of an S ic  power device. 
Unfortunately, just as in silicon devices, ideal blocking 
2o voltage is difficult to achieve due to effects at the device 
edge. For planar devices, field line crowding causes the 
electric field to be higher at the perimeter than in the bulk of 
the device. This field crowding can cause increased leakage 
25 current and ultimately premature breakdown of the device. 
Field line crowding can be reduced with etched mesa 
isolation; however, damage from etching can also cause 
leakage and premature breakdown at the device edges. 
Many techniques have been employed to remedy this 
30 periphery problem. Guard rings, field plates, argon implan- 
tation, and junction termination extensions (JTEs) have been 
used for planar S i c  devices. Beveled sidewalls and multiple 
step etching, as well as JTEs, have been used for mesa- 
isolated devices. These methods have been successful for the 
35 most part, but each method has its particular drawbacks. 
Guard rings are often difficult to fabricate; field plates are 
limited by the strength of the dielectric used; argon implan- 
tation can increase reverse leakage current; beveled etching 
is less effective with abrupt, one-sided negative junctions, 
and multiple step etching complicates the beveling process 
with additional fabrication steps. Junction termination 
extensions have been widely used, but JTEs are difficult to 
optimize and implement with a S i c  substrate and GJTEs, 
45 which require multiple zones of decreasing implant dose in 
order to achieve ideal breakdown for a junction, are even 
more difficult to implement. These difficulties are due in 
large measure to the fact dopants do not diffuse into the S ic  
substrate material as they do into silicon, except at extremely 
50 high temperatures that tend to destroy the S ic  material itself. 
More specifically, the combination of implantationidiffusion 
is not feasible for S ic  because almost all atoms have 
extremely low diffusion coefficients in S ic  at temperatures 
below 2,000’ C., which is very nearly the bulk growth 
55 temperature of S i c  itself. Thus, traditional masking, implan- 
tation, and diffusion techniques typically used to create JTEs 
and GJTEs in silicon-based semiconductor devices simply 
are not available for use in Sic-based semiconductor 
devices. 
Accordingly, a need exists for reliable techniques and 
methodologies for forming JTEs and GJTEs in semiconduc- 
tor devices utilizing materials other than silicon, such as 
Sic, in order to take full advantage of the superior perfor- 
6 5  mance of such materials in high voltage semiconductor 
devices. It is to the provision of such techniques that the 
present invention is primarily directed. 
40 
60 
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SUMMARY OF THE INVENTION 
The properties of silicon carbide as compared to silicon 
makes silicon carbide an ideal semiconductor material for 
high power devices. In comparing the suitability of a silicon 
or a silicon carbide device having the same geometries and 
size, the silicon carbide device should be able to handle 
much higher power levels. The power level is basically the 
product of the voltage that the device experiences and the 
current that the device carries. Thus, for example, a single 
S ic  transistor may handle the same current at a particular 
voltage as four or five large silicon transistors. Basic prop- 
erties of S i c  materials, such as band gap, thermal conduc- 
tivity, saturated electronic drift velocity, and critical break- 
down field, also favor silicon carbide over silicon. Silicon 
carbide also is a much more robust material when dealing 
with high voltages and high currents that produces substan- 
tial heat in a device that must be dissipated. The heat can be 
dissipated away from the silicon carbide device much 
quicker than a silicon device because of the silicon carbide 
device’s thermal conductivity. Furthermore, the band gap in 
silicon carbide is approximately three times that of the band 
gap in silicon. Thus, the silicon carbide device will maintain 
its semiconductor characteristics up to much higher tem- 
peratures. Junction breakdown voltage decreases as doping 
level increases. Breakdown voltage is also a function of the 
radius of curvature of the junction space-charge region. For 
high power devices, whether made of silicon or silicon 
carbide, a junction termination extension is needed to pre- 
vent breakdown due to field line crowding at the periphery 
of the active area of the device. 
The present invention provides a graded junction termi- 
nation extension (GJTE) that is self-aligning to simplify the 
ion implementation process during fabrication, thereby 
reducing production costs for electronic devices such as 
power semiconductor devices. The novel graded junction 
termination extension and method of fabrication produces an 
implanted dopant distribution that varies in concentration 
moving away from the edge of the active area of a device. 
Briefly described, the present invention, in a preferred 
embodiment thereof, is directed to graded junction termina- 
tion extensions that are very effective in increasing the 
breakdown voltage of implanted silicon carbide (Sic) junc- 
tion diodes. This technique can easily be used to terminate 
other devices such as Schottky diodes, bipolar junction 
transistors, or thyristors. The key to making a GJTE is the 
fabrication of a graded photoresist mask that is used to create 
a carbon implant mask, or as an etch mask for making an 
oxide implant mask. Of the methods described here, the 
defocused lithography pattern is the preferred method for 
grading photoresist masks. Exposing the photoresist with a 
sufficient gap between the lithography mask and the photo- 
resist is only one way to blur the pattern. If a wafer stepper 
is available for patterning, the pattern can simply be defo- 
cused before exposing the photoresist in order to create the 
same edge blurring effect. In addition, a gray-scale lithog- 
raphy mask can be used to bevel the edge of the photoresist. 
With this mask, a light intensity gradient is designed into the 
mask itself. Once the process is established for a given 
application and fabrication process, the GJTE is a very 
effective, cost-efficient method for power device termina- 
tion. 
4 
BRIEF DESCRIPTION OF THE DRAWINGS 
The invention is better understood by reading the follow- 
ing detailed description of an exemplary embodiment in 
5 conjunction with the accompanying drawings. 
FIG. 1 illustrates a thickness profile for a graded carbon 
implant mask measured with a stylus profilometer. 
FIG. 2 illustrates a TRIM implant profile simulation 
showing dopant concentrations of the anode region and the 
FIG. 3 illustrates a breakdown voltages for p-n diodes as 
measured in Florinert. 
FIG. 4 illustrates a reverse current density versus applied 
voltage for implanted S i c  p-n diodes with and without GJTE 
FIG. 5 illustrates forward current-voltage characteristics 
of an 1800 V S ic  p-n diode fabricated with a graded junction 
termination extension. 
FIG. 6 illustrates thickness profiles for SiO, films etched 
FIG. 7 illustrates a cross-section of a compound photo- 
resist mask used for reactive ion etching of an SiO, implan- 
tation mask. 
i o  GJTE region at the perimeter of the anode. 
15 termination. 
20 with four different photoresist etch masks. 
25 DETAILED DESCRIPTION OF THE 
INVENTION 
The following description of the invention is provided as 
an enabling teaching of the invention in its best, currently 
30 known embodiment. Those skilled in the relevant art will 
recognize that many changes can be made to the embodi- 
ment described, while still obtaining the beneficial results of 
the present invention. It will also be apparent that some of 
the desired benefits of the present invention can be obtained 
35 by selecting some of the features of the present invention 
without utilizing other features. Accordingly, those who 
work in the art will recognize that many modifications and 
adaptations to the present invention are possible and may 
even be desirable in certain circumstances, and are a part of 
40 the present invention. Thus, the following description is 
provided as illustrative of the principles of the present 
invention and not in limitation thereof, since the scope of the 
present invention is defined by the claims. 
Junction termination extension (JTE) is one of several 
45 passivation techniques used with power semiconductor 
devices to prevent breakdown due to field line crowding at 
the periphery of the active area of the device. All semicon- 
ductor power devices have passivation of some kind. Device 
performance (e.g., higher breakdown voltage) can be sig- 
50 nificantly improved using proper JTE procedures, and the 
fabrication of junction termination extensions that have 
graded implant concentrations as one moves away from the 
active region of a semiconductor device. By graded, it is 
meant that the concentration of implanted dopant atoms (i.e., 
55 the number of atoms/cm3) decreases with distance from the 
periphery of the active region. This grading is produced by 
using a mask set for implantation that has patterns of 
different shape and size according to the distance from the 
edge of the device active area. All of the remaining device 
60 area adjacent to the active area is not implanted, rather only 
selected portions of the remaining area that are exposed by 
the openings in the mask set. Implantation is carried out at 
several different energies with one or more doses at each 
energy; however, all of the open patterns in the mask set are 
65 implanted identically. A graded concentration is then 
achieved by heating the sample, usually silicon, to diffuse 
the implanted species. The combination of diffusion and the 
US 7,214,627 B2 
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pattern of the open areas in the mask set determines the scattering Spectrometry (RBS) techniques. A density of 
spatial variation of the implanted dopants as one moves 1.475 gm/cm3 was determined by adjusting the density used 
away from the edge of the active area of the device. in the simulation until the carbon thickness derived from the 
The present invention describes a graded junction termi- RBS data matched the thickness obtained using a stylus 
nation extension (GJTE) process usable with S i c  semicon- 5 profilometer. Once the density has been determined for a 
ductor devices that is effective and self-aligned to simplify particular carbon film fabrication process, the RBS analysis 
the ion implantation process during fabrication so as to need not be repeated. 
potentially reduce production costs for electronic devices Because of difficulty producing low energy ions with the 
such as power semiconductor devices. The new type graded accelerator used for implantation, a 90 nm molybdenum 
junction termination extension and method of fabrication i o  (Mo) layer was sputtered over the entire sample to bring the 
disclosed herein produces implanted dopant distributions minimum energy ions to the surface of the Sic. Aluminum 
that vary in concentration and depth as one moves away (Al) ions were implanted at 700" C. with multiple energies 
from the edge of the active area of the device. The effec- ranging from 170 to 525 keV to produce a box profile anode 
tiveness of this new graded junction termination extension region with a maximum concentration of 2x1019 cm3. Along 
has been demonstrated in the fabrication of implanted p-n 15 the perimeter of the anodes, however, the implant took on a 
junction diodes where the application of the GJTE improves profile similar to that of the carbon implant mask. FIG. 2 
breakdown voltage by more than a factor of two compared depicts a TRIM implant profile simulation showing dopant 
to diodes that were not terminated. Details of the GJTE concentrations of the anode region and the GJTE region at 
fabrication process and the preliminary results achieved are the perimeter of the anode. Spatially, the depth of the 
described in more detail below. 20 implanted region tapered off to zero around 100 pm from the 
The material used in GJTE experiments is available from edge of the anode region. Also, note in FIG. 2 that the 
Cree, Inc., and includes ann+ 4H-Sic substrate with a 10 pm concentration in the extension region also decreases gradu- 
n- epitaxial layer doped at 4.6~1015 ~ m - ~ .  A carbon mask ally as the extension extends laterally from the edge of the 
for implanting the anodes and the diodes was fabricated as anode region. 
follows. An A Z 8  5214-E positive photoresist manufactured 25 After ion implantation, the A1 ions were activated by 
by Clariant was spun onto a 5 mm by 5 mm square piece of annealing at 1700" C. for 30 min. in flowing argon at slightly 
material at 400 rpm for 30 sec. The sample was then baked above atmospheric pressure. The sample was annealed in a 
in an oven at 90" C. for 90 min. The photoresist was exposed Sic  box that contained a small amount of Si to prevent 
through a dark field mask having a window diameter of 3 12 preferential sublimation of Si from the S ic  surface. Before 
pm for 45 sec to ultraviolet (W) light from a 160 W 30 annealing, the Mo implant mask layer was chemically 
mercury (Hg) lamp. Exposure was performed with the 
photoresist surface separated from the mask by a few 
millimeters. This was accomplished by setting the stage on 
a Karl Suss MJB3 photo mask aligner to its lowest position 
before exposure. The sample was then developed for 2 min. 35 
in Microposit H,O:351 (3:l) developer available from Shi- 
pley Company, Inc. Exposing the sample with the mask 
away from the surface of the photoresist causes the light at 
the perimeter of each circular window to be out of focus. For 
a oositive ohotoresist. the rate at which the ohotoresist is 40 
etched away. The carbon mask layer was removed using an 
oxygen plasma. For samples annealed with the carbon mask 
layer in place, it was discovered that high temperature 
annealing in the presence of silicon grows Sic  on the surface 
of the carbon film, making removal very difficult. Following 
activation, anode and cathode contacts were fabricated from 
A190Tilo and Ni,,V, alloys, respectively. Both contacts were 
annealed with one three minute, 1000" C. anneal in a 
vacuum. The anode contact area was 7 . 2 6 ~ 1 0 - ~  cm'. 
Another samole with a vertical wall Mo imolant mask was 
dissolved in the developing solution is proportional to the processed with the GJTE sample as a control reference. 
amount of light absorbed during exposure. Therefore, Neither sample had a thermal or deposited oxide for passi- 
instead of the usual well-defined vertical step, the edges of vation. 
the photoresist are gently sloped. Reverse breakdown measurements were first taken at 
After another bake in the 90" C. oven for about an hour, 45 room temperature in Florinert, an inert organic liquid, using 
the photoresist pattern had a thickness of about 6.9 pm away a Tektronix 371A curve tracer. Out of the thirty-five devices 
from the sloped edges. The spin speed and baking proce- fabricated on each 5 mmx5 mm sample, the GJTE and the 
dures provided herein are far different from those recom- control samples yielded twenty-six and twenty-four working 
mended by the manufacturer since the photoresist used in devices, respectively. For the GJTE sample, breakdown 
this experiment is designed for much thinner applications 50 voltages ranged from 630 V to 1770 V and averaged 1380 
and was used simply because of availability. Other, thicker V. Breakdown voltages for the control samples ranged from 
photoresists can be used to produce a similar mask pattern 360 V to 624 V and averaged 537 V. FIG. 3 shows the 
with much less difficulty. A carbon strip furnace was then distribution of breakdown voltages for p-n diodes as mea- 
used to anneal the sample in flowing argon (Ar). During the sured in Florinert for both samples. Each column represents 
anneal, the temperature was increased at an average rate of 55 the breakdown voltage of one diode. After testing the 
about 60" C./mm to 1000" C. where it was then held for 10 devices on the curve tracer, one of the best devices from 
min. This anneal converted the photoresist into a carbon film each of the two die was then tested with a system that 
with a thickness averaging about 1.2 p. Annealing vacuum stepped the reverse voltage in ten-volt increments until 
instead of argon was found to produce similar, but slightly breakdown was observed. Testing in this manner produced 
thinner carbon films. A profile of the carbon film taken at the 60 somewhat higher breakdown voltages than were obtained 
edge of a circular window is shown in FIG. 1. The ordinate with the curve-tracer, where the voltage was swept continu- 
(y-axis) is carbon layer thickness. The abscissa (x-axis) is ously. The maximum breakdown voltage increased from 
distance from the edge of the circular window that defines 1770 V to 1830 V for the GJTE device and from 624 V to 
the active area of the device. 939 V for the control device. Numerical simulations made 
In order to simulate implant profiles using the software 65 with MEDIC1 device simulator software from Avanti pre- 
package TRIM, the density of the carbon film had to be dicted a breakdown voltage of 1900 V for an ideal planar 
determined. This was accomplished using Rutherford Back- device with a 9 pm drift layer of the same concentration. 
US 7,214,627 B2 
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Reverse current-voltage measurements for the two devices Beveled implant masks were also produced without 
are shown in FIG. 4. The lack of data points at lower exposing the photoresist with the maskhubstrate gap men- 
voltages for the GJTE device indicates that currents at these tioned above. The nearly linear profile represented by curve 
voltages were below the measurement threshold of the (c) in FIG. 6 was obtained with a sample etched with a mask 
system. Forward current-voltage characteristics revealed no 5 of Microposit STR81045 photoresist. The STR 1045 pho- 
distinct differences between the GJTE sample and the con- toresist is much thicker and softer than the AZ5214 photo- 
trol sample. As illustrated in FIG. 5, forward current-voltage resist. The photoresist was spun on at 4000 rpm for 30 sec 
(I-V) measurements for a typical GJTE device showed a and baked for 1.5 min at 100" C. The sample was exposed 
turn-on voltage of approximately 2.8 V and an ideality factor for 30 sec at 160 W with the mask in contact with the 
of 1.3 in the range from about lxlO-, to 2 A/cm2. i o  photoresist surface. A H,O:351 (4: 1) solution was used for 
Breakdown voltages for the GJTE devices approach ideal developing. The sample was transferred to a 2" silicon wafer 
(as determined by numerical simulation) with an average on a hot plate (-200" C.) and then baked for about 10 min. 
breakdown voltage over 2.5 times the average of the control on the hot plate at 100" C. The post-develop bake caused the 
devices. Thus, it appears that the graded junction termina- STR1045 photoresist to flow and thus create a beveled 
tion extensions are very effective in preventing premature 15 profile at the edges. The photoresist at this point was about 
edge breakdown. With conventional JTEs, detailed calcula- 5.5 pm thick. Etching for sample (c) was conducted with the 
tions based on an accurate knowledge of the activated same parameters used for samples (a) and (b). 
dopant concentration are normally required. No such calcu- Another graded photoresist etch mask was developed by 
lations were performed in the design of the GJTE diodes inverting a method developed previously for etching beveled 
described herein. Calculations were reauired onlv to ensure 20 S ic  mesas. A thick (-7 um) laver of NanoTM XP SU-8 25 
that the carbon layer was thick enough (i.e., maximum 
thickness) to block all of the implanted ions. This flexibility 
is the result of the implant depth contour and the implant 
concentration gradient shown in FIG. 2. 
Other methods for fabricating a GJTE were explored in 
addition to the carbon mask. Techniques for making a 
graded SiO, implant mask were developed first. In fact, 
using SiO, probably is preferred over carbon since processes 
for readily depositing SiO, films are already in widespread 
use in the semiconductor industry. 
, I , ,  
negative photoresist was applied and patterned with 450 pm 
diameter holes. SU-8 is a thick negative photoresist that is 
very durable when cured. Subsequently, AZ5412 was spun 
on at 3000 rpm over the SU-8 and baked on a hot plate at 
25 11 5" C. for 2 min. Smaller diameter holes were then opened 
inside the 450 p openings in the SU-8. The exposure for 
this sample was conducted with the lithography mask in 
contact with the sample. After developing, this etch mask 
was used to create the SiO, profile represented by curve (d) 
30 in FIG. 6. Exposing with a gap between the lithography 
The basic approach for making an SiO, GJTE mask starts mask and the substrate, as was the case for curve (a) and 
with deposition of a thick oxide layer that blocks the highest curve (b), would have smoothed out the steep shoulder seen 
energy ions used during implantation. A graded photoresist within the first 10 pm of the profile. Surface tension between 
layer is then deposited and used as a mask for etching the the SU-8 and the thinner, positive photoresist causes the 
SO,. During reactive ion etching of the oxide film, the 35 thinner photoresist to creep up the SU-8 wall, thus producing 
graded portion of the photoresist is gradually etched away. a graded profile as illustrated in FIG. 7. A slower spin speed 
As more oxide surface is exposed to the ionized etching gas, for the AZ5214 or possibly using a thicker photoresist such 
the profile of the SiO, begins to resemble that of the as the STR1045 would have made this effect more pro- 
photoresist. FIG. 6 shows the profiles of four different SiO, nounced. However, the profiles produced with this method 
films etched with different photoresist masks. The sample 40 were not as uniform as those produced with the other 
represented by curve (a) was etched with an AZ5214 mask methods disclosed. 
that was prepared using procedures that were described All of the techniques described herein can also be used to 
previously for the carbon film mask. However, the photo- make a graded ion implantation mask from materials other 
resist was spun on at 1000 rpm instead of 400 rpm, after than SO,. Polycrystalline silicon would likewise be a good 
which the sample was baked on a 114" C. hot plate for 2.5 45 material to use since procedures for depositing and reactive 
min. The same exposure conditions were used, and the ion etching with this material are also well established. 
developed sample was baked in a 90" C. oven for 2 hours. The corresponding structures, materials, acts, and equiva- 
At this point, the photoresist had a maximum thickness of lents of any mean plus function elements in any claims are 
around 3.5 pm. All four of the samples in FIG. 6 were intended to include any structure, material or acts for per- 
exposed a short time prior to etching in an oxygen plasma in 50 forming the function in combination with the other claimed 
order to remove any residue left on the exposed SiO, after 
developing. Etching was carried out at 13.6 MHz in flowing 
NF, at approximately 65 mTorr. The RF power supply was 
set at 18 W, giving a power density of about 0.5 Wicm'. The 
RF electrode was cooled with chilled water (-10" C.). These 55 
conditions produced an SiO, etch rate of about 70 d m i n ,  
and a photoresist rate of around 256260 d m i n .  Other etch 
gas chemistries can be used to etch the SO,. Pure NF, was 
used here simply because it was available. Oxygen could be 
added to the etch gas to speed the photoresist etch rate 60 
steeper etch profiles. The profile can also be adjusted by 
elements as specifically claimed. 
While the invention has been particularly shown and 
described with reference to a preferred embodiment thereof, 
it will be understood by those skilled in the art that various 
other changes in form and detail may be made without 
departing from the spirit and scope of the invention. 
What is claimed is: 
1. A method of fabricating a graded junction termination 
extension for an electronic device using ion implantation in 
a silicon carbide substrate, comprising: 
spinning a positive photoresist onto the silicon carbide 
changing the speed at which the photoresist is spun on. This 
is illustrated by curve (b) in FIG. 6. Sample (b) had an 
AZ5214 photoresist spun on at 4000 rpm and was exposed 
for 30 sec with the same masWsubstrate spacing used to 65 
produce curve (a). The photoresist thickness for these con- 
ditions was around 1.6 p. 
substrate; 
exposing the positive photoresist to ultraviolet light 
through a mask with a surface of the positive photo- 
resist separated from the mask; 
developing the photoresistisubstrate in a solution wherein 
the photoresist dissolves at a rate proportional to the 
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amount of light absorbed during the exposure to pro- 
duce edges that are gradually sloped; and 
annealing the photoresistisubstrate to convert the positive 
photoresist into a carbon film on the substrate. 
2. The method of fabricating a graded junction termina- 5 
tion extension of claim 1 wherein the mask is self-aligning. 
tion extension of claim 1 wherein the mask is separated from 
the positive photoresist by at least one millimeter. 
4, The method of fabricating a graded junction termina- 
tion extension of claim further comprising baking the 
photoresistisubstrate after developing the photoresistisub- 
strate in a solution. 
5. The method of fabricating a graded junction termina- 
tion extension of claim l wherein annealing comprises 15 
annealing the photoresistisubstrate in argon. 
6. The method of fabricating a graded junction termina- 
tion extension of claim l wherein annealing comprises 
annealing the photoresistisubstrate in argon at slightly above 
atmospheric pressure. 
17. The method of claim 14 wherein the mask is separated 
18. The method of claim 14 wherein annealing comprises 
19, The method ofclaim 14 wherein annealing comprises 
from the positive photoresist by at least one millimeter. 
annealing the photoresistisubstrate in a vacuum. 
annealing the photoresis~substrate in argon, 
above atmospheric pressure. 
21. Amethod of fabricating a graded junction termination 
extension for an electronic device using ion implantation in 
a substrate, 
3' The method Of fabricating a graded junction 20, The method of claim 19 wherein the argon is slightly 
generating a gradient mask on the substrate; 
sputtering an additional mask layer on the substrate to 
implanting a plurality of ions into the substrate at varying 
activating the ions by annealing the implanted substrate, 
22, The method of claim 21 wherein generating the 
2o gradient mask comprises exposing a positive photoresist to 
attract low energy ions; 
energy levels; and 
7. The method Of fabricating a graded junction ultraviolet light through a self-aligned mask with the pho- 
toresist separated from the mask to &focus an edge of the tion extension Of further removing the 
ultraviolet light. 
23. The method of claim 21 wherein generating the 
gradient mask comprises exposing a positive photoresist 
through a mask in contact with the photoresist surface to 
form a beveled mask. 
24. The method of claim 21 wherein generating the 
carbon film using an oxygen plasma. 
8. The method of fabricating a graded junction termina- 
tion extension of claim 1 further comprising sputtering an 25 
additional mask layer to the annealed substrate to bring the 
low energy ions to the surface after annealing the photore- 
sistisubstrate. 
9, The method of fabricating a graded junction termina- 
is a molybdenum layer sputtered over a surface of the 
annealed substrate. 25. The method of claim 24 further comprising depositing 
10, The method of fabricating a gradedjunction termina- 
tion extension of claim 8 further comprising chemically 26. The method of claim 25 wherein depositing the graded 
etching away the additional mask layer before annealing the 35 photoresist layer comprises exposing a positive photoresist 
ion-implanted substrate. to ultraviolet light through a self-aligned mask with the 
11. The method of fabricating a graded junction termina- photoresist separated from the mask to defocus an edge of 
tion extension of claim 1 further comprising implanting a the ultraviolet light. 
plurality of ions into the annealed substrate with varying 27. The method of claim 21 wherein generating the 
energies. 40 gradient mask comprises applying a negative photoresist 
12. The method of fabricating a graded junction termina- with patterned holes and spinning a positive photoresist on 
tion extension of claim 11 wherein the plurality of ions top of the negative photoresist having smaller openings 
implanted into the substrate are aluminum ions. within the patterned holes, further wherein the negative 
13. The method of fabricating a graded junction termina- photoresist is applied at a thickness greater than the thick- 
tion extension of claim 11 further comprising annealing the 45 ness of the positive photoresist, and further wherein a 
substrate implanted with a plurality of ions to activate the surface tension causes the positive photoresist to move up 
ions. the walls of the patterned holes. 
14. A method of fabricating a graded junction termination 28. The method of claim 21 wherein the additional mask 
extension for an electronic device using ion implantation in layer is a molybdenum layer sputtered over a surface ofthe 
a semiconductor material substrate, comprising: 
spinning a positive photoresist onto the semiconductor 29, The method of claim 21 further comprising implanting 
a plurality of ions into the annealed substrate with varying 
exposing the positive photoresist to ultraviolet light energies using an accelerator, 
30. The method of claim 29 wherein the plurality of ions surface of the positive photoresist separated from the 55 . implanted into the substrate are aluminum ions. 
annealing the photoresistisubstrate to convert the positive 31. The method Of 29 further comprising chemi- 
cally etching away the additional mask layer before anneal- 
15. The method of claim 14 wherein the mask is self- ing the ion-implanted substrate. 
aligning. 32. The method of claim 29 further comprising annealing 
16. The method of claim 14 wherein the positive photo- the substrate implanted with a plurality of ions to activate the 
resist dissolves at a rate proportional to the amount of light ions. 
exposed during exposure to produce edges that are gradually 
sloped. 
tion extension of claim 8 wherein the additional mask layer 30 gradient mask comprises placing a thick Oxide layer Of 
dioxide to high energy ions. 
a graded photoresist layer for etching the silicon dioxide. 
50 annealed substrate. 
material substrate; 
through a mask with a 
mask; developing the photoresistisubstrate; and 
photoresist into a carbon film on the substrate. 
60 
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